blob: 7174db18c7c4d1b0d347db60e1bd807d326992fc [file] [log] [blame] [edit]
/* Copyright (c) 2009 The Regents of the University of California
* David (Yu) Zhu <yuzhu@cs.berkeley.edu>
* Barret Rhoden <brho@cs.berkeley.edu>
*
* See LICENSE for details. */
#include <arch/x86.h>
#include <arch/arch.h>
#include <arch/pic.h>
#include <arch/apic.h>
#include <time.h>
#include <trap.h>
#include <assert.h>
#include <stdio.h>
system_timing_t system_timing = {0, 0, 0xffff, 0};
// timer init calibrates both tsc timer and lapic timer using PIT
void timer_init(void){
/* some boards have this unmasked early on. */
pic_mask_irq(0, 0 + PIC1_OFFSET);
uint64_t tscval[2];
long timercount[2];
pit_set_timer(0xffff, TIMER_RATEGEN);
// assume tsc exist
tscval[0] = read_tsc();
udelay_pit(1000000);
tscval[1] = read_tsc();
system_timing.tsc_freq = SINIT(tscval[1] - tscval[0]);
cprintf("TSC Frequency: %llu\n", system_timing.tsc_freq);
__lapic_set_timer(0xffffffff, IdtLAPIC_TIMER, FALSE,
LAPIC_TIMER_DIVISOR_BITS);
// Mask the LAPIC Timer, so we never receive this interrupt (minor race)
mask_lapic_lvt(LAPIC_LVT_TIMER);
timercount[0] = read_mmreg32(LAPIC_TIMER_CURRENT);
udelay_pit(1000000);
timercount[1] = read_mmreg32(LAPIC_TIMER_CURRENT);
system_timing.bus_freq = (timercount[0] - timercount[1])
* LAPIC_TIMER_DIVISOR_VAL;
/* The time base for the timer is derived from the processor's bus clock,
* divided by the value specified in the divide configuration register.
* Note we mult and div by the divisor, saving the actual freq (even though
* we don't use it yet). */
cprintf("Bus Frequency: %llu\n", system_timing.bus_freq);
}
void pit_set_timer(uint32_t divisor, uint32_t mode)
{
if (divisor & 0xffff0000)
warn("Divisor too large!");
mode = TIMER_SEL0|TIMER_16BIT|mode;
outb(TIMER_MODE, mode);
outb(TIMER_CNTR0, divisor & 0xff);
outb(TIMER_CNTR0, (divisor >> 8) );
system_timing.pit_mode = SINIT(mode);
system_timing.pit_divisor = SINIT(divisor);
// cprintf("timer mode set to %d, divisor %d\n",mode, divisor);
}
static int getpit()
{
int high, low;
// TODO: need a lock to protect access to PIT
/* Select counter 0 and latch counter value. */
outb(TIMER_MODE, TIMER_SEL0 | TIMER_LATCH);
low = inb(TIMER_CNTR0);
high = inb(TIMER_CNTR0);
return ((high << 8) | low);
}
// forces cpu to relax for usec miliseconds. declared in kern/include/time.h
void udelay(uint64_t usec)
{
#if !defined(__BOCHS__)
if (system_timing.tsc_freq != 0)
{
uint64_t start, end, now;
start = read_tsc();
end = start + usec2tsc(usec);
//cprintf("start %llu, end %llu\n", start, end);
if (end == 0) cprintf("This is terribly wrong \n");
do {
cpu_relax();
now = read_tsc();
//cprintf("now %llu\n", now);
} while (now < end || (now > start && end < start));
return;
} else
#endif
{
udelay_pit(usec);
}
}
void udelay_pit(uint64_t usec)
{
int64_t delta, prev_tick, tick, ticks_left;
prev_tick = getpit();
/*
* Calculate (n * (i8254_freq / 1e6)) without using floating point
* and without any avoidable overflows.
*/
if (usec <= 0)
ticks_left = 0;
// some optimization from bsd code
else if (usec < 256)
/*
* Use fixed point to avoid a slow division by 1000000.
* 39099 = 1193182 * 2^15 / 10^6 rounded to nearest.
* 2^15 is the first power of 2 that gives exact results
* for n between 0 and 256.
*/
ticks_left = ((uint64_t)usec * 39099 + (1 << 15) - 1) >> 15;
else
// round up the ticks left
ticks_left = ((uint64_t)usec * (long long)PIT_FREQ+ 999999)
/ 1000000;
while (ticks_left > 0) {
tick = getpit();
delta = prev_tick - tick;
prev_tick = tick;
if (delta < 0) {
// counter looped around during the delta time period
delta += system_timing.pit_divisor; // maximum count
if (delta < 0)
delta = 0;
}
ticks_left -= delta;
}
}
uint64_t gettimer(void)
{
return read_tsc();
}
uint64_t getfreq(void)
{
return system_timing.tsc_freq;
}
void set_core_timer(uint32_t usec, bool periodic)
{
if (usec)
lapic_set_timer(usec, periodic);
else
lapic_disable_timer();
}